Enabling hardware randomization across the cache hierarchy in Linux-Class processors

Doblas, M. [et al.]. Enabling hardware randomization across the cache hierarchy in Linux-Class processors. A: Workshop on Computer Architecture Research with RISC-V. "Fourth Workshop on Computer Architecture Research with RISC-V (CARRV 2020): Virtual Workshop, Friday, May 29th, 2020: co-located with ISCA 2020". 2020, p. 1-7.